INTRODUCTION
This paper is meant to be a general description of a PWM interleaved method for DC/DC converters. This modulation scheme is aimed to increase converter power density by combining number of modules (phases) in parallel and number of switches per module, please refer to figure 1.
Figure 1. Multi Interleaved Boost Converter

MIBC DESCRIPTION
The MIBC has been devised using several multi-switch boost modules, which are out in phase [1] . Traditional multi-switch approach considers the same driving signal for all switches in order to divide the current into several power semiconductors being the reasons for that insufficient current handling capability, excessive power dissipation, complex thermal management or switch redundancy. In the MIBC, the driving signal of each power switch keeps the same switching frequency but the on-time is reduced by a factor m and they are displaced each other in phase over 2pi/m radians. This driving scheme decouples switching frequency and inductor frequency, which actually increases by a factor m. Also the common point, mosfet drain, has an effective switching frequency m times higher than switching frequency. Another interesting feature is that only one switch conducts at a given time, so average current sharing could be adjusted by increasing the number of switches and decreasing the on time.
On the other hand, phase shifted paralleled modules, socalled interleaved converters, also offer reduction of input and output current ripple, improved dynamic response or power losses distribution, among other advantages. For the MIBC, modules will be displaced 2pi/(nm) radians. 
DC equations
The MIBC DC analysis has been performed for the general (n x m) configuration. 
Inductor frequency
Diode RMS current 
BDR power module specifications for converter comparison
The study assumes the following, three configurations are evaluated: a) n=8, m=1; b) n=4, m=2; c) n=2, m=4. All have the same number of MOSFETs and consider the same parameters, listed in table 3.
Input & output current ripple
Substituting values in the equations (16) and (17) From the point of view of the output current, the 2-4-MIBC has the highest RMS value in the whole range, which is a key parameter for output capacitor losses and voltage ripple. Thus, low ESR capacitors are mandatory to not impair MIBC performance.
Inductor design
Inductor design, using Magnetics toroid MPP cores, has been considered to evaluate size and volume reduction using MIBC. The inductor design considers Dmax and Po max, the same inductance value and switching frequency for all three configurations. The design procedure has been tuned to achieve similar inductor losses (global losses considering the sum of all inductors) and temperature increment. 
CCM/DCM boundary
Another interesting feature concerns to CCM and DCM limits when MIBC is considered. As the number of phases and inductor frequency changes, the minimum inductor current also varies. Since boost transfer functions depend on conduction mode, the wider the range in a particular mode, the better from the control point of view. Analysing the three configurations, please refer to table 5, one realises that 2-4-MIBC requires the lowest output power to remain in CCM. 
Power semiconductor stress and impact on losses
An important concern regards to part electrical rating, subsequent part selection and converter losses. One of the most significant differences between the three configurations relates to conduction time and maximum current per switch. Regarding the power mosfet, reduction of both, phases and conduction time per mosfet, implies identical average current value, similar RMS value but higher peak current. Two important considerations arise from this fact, higher peak current capacity will be required and switching losses could increment substantially. Since all configurations will exhibit similar conduction losses, soft-switching techniques can be explored to keep similar performance. Regarding power diodes, one diode per phase is only required, but working at higher current level and m times switching frequency. Parallel diodes could be also considered to split power losses. Table 6 . MIBC electrical rating
Small-signal transfer functions
The MIBC small-signal transfer functions depend on both, n and m parameters. The number of phases, n, determines the equivalent inductance whereas the number of devices, m, has impact on the duty cycle. 
MIBC SIMULATION
Computer simulations using PSIM (Powersimtech) have been carried out to compare different configurations: a) n=2; m=4, b) n=4; m=2, c) n=8; m=1, using the values of Table 3 .
Figure 7. MIBC different simulation schemes.
Input current ripple at the minimum input voltage and maximum power for each configuration is represented in figure 8 . The lowest input current ripple corresponds to the n=2; m=4, according to (16) Output capacitor current at the minimum input voltage and maximum power for each configuration is represented in figure 9 . The lowest RMS value corresponds to the n=8; m=1, according to (18) Mosfet current is depicted in figure 11 . As it can be observed, the average value is the same for all configurations but the peak value and RMS value is higher as n decreases. Figure 11 . Mosfet current.
MIBC: ANALOG PWM GENERATOR
Two methods have been devised to obtain desired PWM signals for the MIBC. First method uses n sawtooth signals and the control signal (Vc) splits into m signals (Vci) with different offset (Voi), (22).
Simplified block diagram of the PWM generator for the 2-4-MIBC and the sketch of the main signals are depicted in figure 12 . ESPC 2016 14010 (2017 ) Another option is to use n·m sawtooth signals and only one control signal, which is limited to Vp/m. Figure 13 , shows the sketch of this analog PWM generator. Only one comparator is required for each driving signal. 
MIBC: DIGITAL (FPGA) PWM GENERATOR
Analog implementation of the PWM generator offers simplicity as the main advantage. On the contrary, digital approach, FPGA is considered here, is more complex but has some benefits that should be considered. To highlight some, high time resolution to achieve very low duty cycles, synchronous signals with adjustable dead time for bidirectional conversion or soft-switching, hot reconfiguration for redundancy, protection or efficiency purposes.
In this paper a digital PWM adapted from analog method option 1 is presented. Figure 15 shows the four gate signals of one phase switching at 96kHz. 
CONCLUSIONS
This paper presents an interleaving technique that is suitable for DC/DC converters, BDR's is one possible application, as studied here, but other power conditioning functions could be explored. Design equations, comparative study and analog and digital (FPGA) practical implementation of the PWM generator system is presented. 
